clocked sequential logic

[网络] 时钟式序列逻辑